Amendments to the Specification:

Please replace paragraph beginning on page 3, line 18 with the following amended paragraph:

Implementations of the above aspect may include one or more of the following. The means for generating a low-interference clock further includes means for generating an asymmetrical clock signal. The means for changing the duty cycle further comprises means for changing the position of the falling edge of the square wave clock relative to the position of the rising edge of the clock. The Minimizing of the nth-order harmonic changes the magnitude of other harmonic. The low-interference clock can be used in a digital radio transceiver.

Please replace paragraph beginning on page 4, line 6 with the following amended paragraph:

Implementations of the above aspect may include one or more of the following: The clock oscillator generates an output at a high frequency relative to the desirable low frequency clock rate. The counter is a modular down counter. The controller can change the position of the falling edge of the clock relative to the position of the rising edge of the clock. The controller can minimize the nth-order harmonic and ehanges change the magnitude of other harmonic.